Thursday, June 27, 2013

3RD - ECE YEAR SEMESTER 1 SUPPLEMENTARY JUNE 2010 JNTU B.TECH ENGINEERING QUESTION PAPER- DIGITAL SYSTEM DESIGN

Code No:  RR311901                     RR           Set No.   2

 

 

III  B.Tech I Semester Supplementary Examinations,June 2010

DIGITAL SYSTEM DESIGN Electronics And Computer Engineering

Time: 3 hours                                                                                  Max Marks:  80

Answer any FIVE Questions

All  Questions carry equal marks

? ? ? ? ?

 

 

1.   (a)  Write  short notes on preset distinguishing  experiments.

 

(b)  Determine  whether  or not Synchronizing sequences exist, and if any do exist,

find the shortest  ones for the machine given below.                                   [8+8]

 

 

 

 

PS

NS, Z

X = 0

X = 1

A

A, 1

E, 0

B

A, 0

C, 0

C

B, 0

D, 1

D

C, 1

C, 0

E

C, 0

D, 0

 

2. In a multiprocessor array of 4 × 4 ,certain processors12, 23, 33, 42 and 44 are faulty.

Show by the diagram how these faulty processors can be taken out of the array that will still function  correctly Also explain  the  principle  of reconfiguration  process adopted.

[16]

 

3.   (a)  A two level AND - OR network realizes the function

f = 0201 + 1102 + 1211 + 0112

Find the minimum test  set to detect  all the faults using Kohavi algorithm.

 

(b)  Using the  Boolean difference method,  find the  test  vectors  for SA0 fault  on input  line 1 and SA1 fault on the internal  line 2 of the given circuit.  shown in figure3                                                                                                              [8+8]

Figure 3

 

4.   (a)  How do you detect  a specific fault?  Explain.

 

(b)  Describe the inadequacy  of the minterm  based algorithm.                         [8+8]

 

5.   (a)  Write  short notes on bubble memories.

 

 

 

1


Code No:  RR311901                     RR           Set No.   2

 

 

(b)  Design a combinational  circuit using a ROM. The circuit accepts a 3-bit num- ber and generates  an output binary  number  equal to the square of the input number.

[8+8]

 

6.   (a)  Explain  the  terms  Matrix  of absentee  Minterms  (MAM) , Exclusion Matrix (EM), Matrix of uncovered Minterms (MUM) and Inclusion Matrix (IM) with an example.

 

(b)  Find  all the  intersecting  pairs  of Cubes  (without  the  help of a Map)  of the function.

f = 0021 + 2201 + 2121 + 1210                                                                   [8+8]

 

7.   (a)  Draw an ASM chart of a digital system with two flip flops E and F and one four bit binary counter,  A. The individual flip flops in A are denoted by A4, A3, A2 and A1  with A4  holding the most significant bit of the count.  A start  signal S initiates  the  system  operation  by clearing the  counter  A and  flip flop F. The counter  is then  incremented  by 1 starting from the next clock pulse and continues  to  increment until  the  operations  stop.   Counter  bits  A3   and  A4 determines  the sequence of operations:

if A3  = 0, E is cleared to 0 and the count continues.

if A3  = 1, E is set to 1; then if A4  = 0, the count continues,  but  if A4  = 1, F

is set to 1 on the next clock pulse and the system stops counting.

 

(b)  Write  short notes on hardware  description  languages.                              [10+6]

 

8. Use COMPACT algorithm  to find column folded PLA for the given PLA whose set of subsuming rows are given below.                                                                      [8+8]

 

Column

SSRs

A

4,5,10

B

1,2,3,6,11,12

C

2,9

D

4,7,8,9,10

E

3,5,6,10,11

F

1,5,7,8,12

G

1,2,3,7,9,12

H

3,9

 

 

? ? ? ? ?

 

 

 

 

 

 

 

 

 

 

 

 

 

2


Code No:  RR311901                     RR           Set No.   4

 

 

III  B.Tech I Semester Supplementary Examinations,June 2010

DIGITAL SYSTEM DESIGN Electronics And Computer Engineering

Time: 3 hours                                                                                  Max Marks:  80

Answer any FIVE Questions

All  Questions carry equal marks

? ? ? ? ?

 

 

1. In a multiprocessor array of 4 × 4 ,certain processors 12, 23, 33, 42 and 44 are faulty.

Show by the diagram how these faulty processors can be taken out of the array that will still function  correctly Also explain  the  principle  of reconfiguration  process adopted.

[16]

 

2.   (a)  Write  short notes on bubble memories.

 

(b)  Design a combinational  circuit using a ROM. The circuit accepts a 3-bit num- ber and generates  an output binary  number  equal to the square of the input number.

[8+8]

 

3. Use COMPACT algorithm  to find column folded PLA for the given PLA whose set of subsuming rows are given below.                                                                      [8+8]

 

Column

SSRs

A

4,5,10

B

1,2,3,6,11,12

C

2,9

D

4,7,8,9,10

E

3,5,6,10,11

F

1,5,7,8,12

G

1,2,3,7,9,12

H

3,9

 

4.   (a)  How do you detect  a specific fault?  Explain.

 

(b)  Describe the inadequacy  of the minterm  based algorithm.                         [8+8]

 

5.   (a)  Write  short notes on preset distinguishing  experiments.

 

(b)  Determine  whether  or not Synchronizing sequences exist, and if any do exist, find the shortest  ones for the machine given below.                                   [8+8]

 

 

 

 

 

 

 

 

 

 

 

 

3


Code No:  RR311901                     RR           Set No.   4

 

 

 

 

PS

NS, Z

X = 0

X = 1

A

A, 1

E, 0

B

A, 0

C, 0

C

B, 0

D, 1

D

C, 1

C, 0

E

C, 0

D, 0

 

6.   (a)  Explain  the  terms  Matrix  of absentee  Minterms  (MAM) , Exclusion Matrix (EM), Matrix of uncovered Minterms (MUM) and Inclusion Matrix (IM) with an example.

 

(b)  Find  all the  intersecting  pairs  of Cubes  (without  the  help of a Map)  of the function.

f = 0021 + 2201 + 2121 + 1210                                                                   [8+8]

 

7.   (a)  A two level AND - OR network realizes the function f = 0201 + 1102 + 1211 + 0112

Find the minimum test  set to detect  all the faults using Kohavi algorithm.

 

(b)  Using the  Boolean difference method,  find the  test  vectors  for SA0 fault  on input  line 1 and SA1 fault on the internal  line 2 of the given circuit.  shown in figure3                                                                                                              [8+8]

Figure 3

 

8.   (a)  Draw an ASM chart of a digital system with two flip flops E and F and one four bit binary counter,  A. The individual flip flops in A are denoted by A4 , A3 , A2 and A1  with A4  holding the most significant bit of the count.  A start  signal S initiates  the  system  operation  by clearing  the  counter  A and  flip flop F. The counter  is then  incremented  by 1 starting from the next clock pulse and continues  to  increment until  the  operations  stop.   Counter  bits  A3   and  A4 determines  the sequence of operations:

if A3  = 0, E is cleared to 0 and the count continues.

if A3  = 1, E is set to 1; then if A4  = 0, the count continues,  but  if A4  = 1, F

is set to 1 on the next clock pulse and the system stops counting.

(b)  Write  short notes on hardware  description  languages.                              [10+6]

 

 

? ? ? ? ?

 

 

 

 

4


Code No:  RR311901                     RR           Set No.   1

 

 

III  B.Tech I Semester Supplementary Examinations,June 2010

DIGITAL SYSTEM DESIGN Electronics And Computer Engineering

Time: 3 hours                                                                                  Max Marks:  80

Answer any FIVE Questions

All  Questions carry equal marks

? ? ? ? ?

 

 

1.   (a)  How do you detect  a specific fault?  Explain.

 

(b)  Describe the inadequacy  of the minterm  based algorithm.                         [8+8]

 

2.   (a)  Write  short notes on bubble memories.

 

(b)  Design a combinational  circuit using a ROM. The circuit accepts a 3-bit num- ber and generates  an output binary  number  equal to the square of the input number.

[8+8]

 

3. In a multiprocessor array of 4 × 4 ,certain processors12, 23, 33, 42 and 44 are faulty.

Show by the diagram how these faulty processors can be taken out of the array that will still function  correctly Also explain  the  principle  of reconfiguration  process adopted.

[16]

 

4.   (a)  Draw an ASM chart of a digital system with two flip flops E and F and one four bit binary counter,  A. The individual flip flops in A are denoted by A4, A3, A2 and A1  with A4  holding the most significant bit of the count.  A start  signal S initiates  the  system  operation  by clearing the  counter  A and  flip flop F. The counter  is then  incremented  by 1 starting  from the next clock pulse and continues  to  increment until  the  operations  stop.   Counter  bits  A3   and  A4 determines  the sequence of operations:

if A3  = 0, E is cleared to 0 and the count continues.

if A3  = 1, E is set to 1; then if A4  = 0, the count continues,  but  if A4  = 1, F

is set to 1 on the next clock pulse and the system stops counting.

 

(b)  Write  short notes on hardware  description  languages.                              [10+6]

 

5.   (a)  Explain  the  terms  Matrix  of absentee  Minterms  (MAM) , Exclusion Matrix (EM), Matrix of uncovered Minterms (MUM) and Inclusion Matrix (IM) with an example.

 

(b)  Find  all the  intersecting  pairs  of Cubes  (without  the  help of a Map)  of the function.

f = 0021 + 2201 + 2121 + 1210                                                                   [8+8]

 

6.   (a)  A two level AND - OR network realizes the function

f = 0201 + 1102 + 1211 + 0112

Find the minimum test  set to detect  all the faults using Kohavi algorithm.

 

 

5


Code No:  RR311901                     RR           Set No.   1

 

 

(b)  Using the  Boolean difference method,  find the  test  vectors  for SA0 fault  on input  line 1 and SA1 fault on the internal  line 2 of the given circuit.  shown in figure3                                                                                                              [8+8]

Figure 3

 

7. Use COMPACT algorithm  to find column folded PLA for the given PLA whose set of subsuming  rows are given below.                                                                      [8+8]

 

Column

SSRs

A

4,5,10

B

1,2,3,6,11,12

C

2,9

D

4,7,8,9,10

E

3,5,6,10,11

F

1,5,7,8,12

G

1,2,3,7,9,12

H

3,9

 

8.   (a)  Write  short notes on preset distinguishing  experiments.

(b)  Determine  whether  or not Synchronizing sequences exist, and if any do exist, find the shortest  ones for the machine given below.                                   [8+8]

 

 

 

PS

NS, Z

X = 0

X = 1

A

A, 1

E, 0

B

A, 0

C, 0

C

B, 0

D, 1

D

C, 1

C, 0

E

C, 0

D, 0

 

 

? ? ? ? ?

 

 

 

 

 

 

 

 

 

 

6


Code No:  RR311901                     RR           Set No.   3

 

 

III  B.Tech I Semester Supplementary Examinations,June 2010

DIGITAL SYSTEM DESIGN Electronics And Computer Engineering

Time: 3 hours                                                                                  Max Marks:  80

Answer any FIVE Questions

All  Questions carry equal marks

? ? ? ? ?

 

 

1.   (a)  Write  short notes on preset distinguishing  experiments.

(b)  Determine  whether  or not Synchronizing sequences exist, and if any do exist, find the shortest  ones for the machine given below.                                   [8+8]

 

 

 

 

PS

NS, Z

X = 0

X = 1

A

A, 1

E, 0

B

A, 0

C, 0

C

B, 0

D, 1

D

C, 1

C, 0

E

C, 0

D, 0

 

2.   (a)  Draw an ASM chart of a digital system with two flip flops E and F and one four bit binary counter,  A. The individual flip flops in A are denoted by A4, A3, A2 and A1  with A4  holding the most significant bit of the count.  A start  signal S initiates  the  system  operation  by clearing the  counter  A and  flip flop F. The counter  is then  incremented  by 1 starting from the next clock pulse and continues  to  increment until  the  operations  stop.   Counter  bits  A3   and  A4 determines  the sequence of operations:

if A3  = 0, E is cleared to 0 and the count continues.

if A3  = 1, E is set to 1; then if A4  = 0, the count continues,  but  if A4  = 1, F

is set to 1 on the next clock pulse and the system stops counting.

(b)  Write  short notes on hardware  description  languages.                              [10+6]

 

3.   (a)  A two level AND - OR network realizes the function f = 0201 + 1102 + 1211 + 0112

Find the minimum test  set to detect  all the faults using Kohavi algorithm. (b) Using the  Boolean difference method,  find the  test  vectors  for SA0 fault  on

input  line 1 and SA1 fault on the internal  line 2 of the given circuit.  shown in

figure3                                                                                                              [8+8]

 

Figure 3

 

7


Code No:  RR311901                     RR           Set No.   3

 

 

4.   (a)  Explain  the  terms  Matrix  of absentee  Minterms  (MAM) , Exclusion Matrix (EM), Matrix of uncovered Minterms (MUM) and Inclusion Matrix (IM) with an example.

 

(b)  Find  all the  intersecting  pairs  of Cubes  (without  the  help of a Map)  of the function.

f = 0021 + 2201 + 2121 + 1210                                                                   [8+8]

 

5. In a multiprocessor array of 4 × 4 ,certain processrs12, 23, 33, 42 and 44 are faulty.

Show by the diagram how these faulty processors can be taken out of the array that will still function  correctly Also explain  the  principle  of reconfiguration  process adopted.

[16]

 

6.   (a)  How do you detect  a specific fault?  Explain.

 

(b)  Describe the inadequacy  of the minterm  based algorithm.                         [8+8]

 

7.   (a)  Write  short notes on bubble memories.

 

(b)  Design a combinational  circuit using a ROM. The circuit accepts a 3-bit num- ber and generates  an output binary  number  equal to the square of the input number.

[8+8]

 

8. Use COMPACT algorithm  to find column folded PLA for the given PLA whose set of subsuming rows are given below.                                                                      [8+8]

 

Column

SSRs

A

4,5,10

B

1,2,3,6,11,12

C

2,9

D

4,7,8,9,10

E

3,5,6,10,11

F

1,5,7,8,12

G

1,2,3,7,9,12

H

3,9

 

 

No comments:

Post a Comment